

Notice of References Cited

Application/Control No.

09/809,608

Applicant(s)/Patent Under
Reexamination
JOHNSON ET AL.

Examiner

James K. Trujillo

Art Unit

2116

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,323,705 B1	11-2001	Shieh et al.	327/158
	B	US-6,016,282 A	01-2000	Keeth, Brent	365/233
	C	US-6,584,021 B2	06-2003	Heyne et al.	365/194
	D	US-6,003,118 A	12-1999	Chen, Wei-Lun	711/167
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	JP 11186903 A	07-1999	Japan	RI, TEIBAI	H03L 07/08
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Hamamoto, T.; Kawasaki, S.; Furutani, K.; Yasuda, K.; Konishi, Y.; "A skew and jitter suppressed DLL architecture for high frequency DDR SDRAMs", VLSI Circuits, 2000. Digest of Technical Papers. 2000 Symposium on, 15-17 June 2000, Pages: 76 81
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.